VHDL design and simulation of a pipelined scalable architecture for high speed sorting

In this paper, we present a novel sorting algorithm which works trough a cascade of pipelined sorting units. The sorting device has been simulated in VHDL both at a behaviour level and at a gate level. The results of the simulation are shown.