This paper presents a novel hysteresis phenomenon induced in the latch-up I-V characteristics of CMOS structures by three dimensional effects producing strongly bias dependent non-uniformities in the current lateral distribution. This behavior has been experimentally reproduced in a lumped element circuit, and a suitable model is presented.
