An implementation in FPGA of an algorithm suited for initial synchronization in mobile terminals for UMTS-FDD has been considered. Since software realization requires large amounts of MIPS and memory, the proposal allows a physical realization of a hardware system saving area and power which are critical in mobile terminals
